

SECTION 5 UNIFIED SYSTEM INTERFACE UNIT

The unified system interface unit (USIU) of the MPC555 controls system start-up, system initialization and operation, system protection, and the external system bus. The MPC555 USIU functions include the following:

- System configuration and protection
- Interrupt controller
- System reset monitoring and generation
- Clock synthesizer
- Power management
- External bus interface (EBI) control
- Memory controller
- Debug support

5.1 Module Overview

The system configuration and protection function controls the overall system configuration and provides various monitors and timers, including the bus monitor, software watchdog timer, periodic interrupt timer, PowerPC decrementer, time base, and real time clock. The interrupt controller and USIU are also included in the system configuration and protection function. Refer to **SECTION 6 SYSTEM CONFIGURATION AND PROTECTION** for details.

The reset controller receives input from a number of reset sources and takes appropriate actions, depending on the source. The reset status register (RSR) reflects the most recent source to cause a reset. Refer to **SECTION 7 RESET** for details.

The clock synthesizer generates the clock signals used by the SIU as well as the other modules and external devices. This circuitry can generate the system clock from a 4-MHz or 20-MHz crystal.

The SIU supports various low-power modes. Each supplies a different range of power consumption, functionality and wake-up time. The clock scheme supports low-power modes for applications that use the baud rate generators and/or serial ports during the standby mode. The main system clock can be changed dynamically while the baud rate generators and serial ports work with a fixed frequency. Clock generation and low-power modes are described in **SECTION 8 CLOCKS AND POWER CONTROL**.

The external bus interface (EBI) handles the transfer of information between the internal busses and the memory or peripherals in the external address space. The MPC555 is designed to allow external bus masters to request and obtain mastership of the system bus, and if required access the on-chip memory and registers. **SECTION 9 EXTERNAL BUS INTERFACE** describes the bus operation.

The memory controller module provides a glueless interface to many types of memory devices and peripherals. It supports up to four memory banks, each with its own device and timing attributes. See **SECTION 10 MEMORY CONTROLLER** for more information.



5.2 SIU Architecture

Figure 5-1 is a block diagram of the MPC555 USIU.




Figure 5-1 MPC555 USIU Block Diagram

5.3 USIU Address Map

Table 5-1 is an address map of the SIU registers. Where not otherwise noted, registers are 32 bits wide. The address shown for each register is relative to the base address of the MPC555 internal memory map. The internal memory block can reside in one of eight possible 4-Mbyte memory spaces. See **Figure 1-3** in **SECTION 1 OVERVIEW** for details.





Address	Register	
	SIU Module Configuration Register (SIUMCR)	
0x2F C000	See Table 6-5 for bit descriptions.	
0x2F C004	System Protection Control Register (SYPCR) See Table 6-13 for bit descriptions.	
0x2F C008	Reserved	
0x2F C00E ¹	Software Service Register (SWSR) See Table 6-14 for bit descriptions.	
0x2F C010	Interrupt Pending Register (SIPEND) See 6.13.2.1 SIPEND Register for bit descriptions.	
0x2F C014	Interrupt Mask Register (SIMASK) See 6.13.2.2 SIU Interrupt Mask Register (SIMASK) for bit descriptions.	
0x2F C018	Interrupt Edge Level Mask (SIEL) See 6.13.2.3 SIU Interrupt Edge Level Register (SIEL) for bit descriptions.	
0x2F C01C	Interrupt Vector (SIVEC) See 6.13.2.4 SIU Interrupt Vector Register for bit descriptions.	
0x2F C020	Transfer Error Status Register(TESR) See Table 6-15 for bit descriptions.	
0x2F C024	USIU General-Purpose I/O Data Register (SGPIODT1) See Table 6-21 for bit descriptions.	
0x2F C028	USIU General-Purpose I/O Data Register 2 (SGPIODT2) See Table 6-22 for bit descriptions.	
0x2F C02C	USIU General-Purpose I/O Control Register (SGPIOCR) See Table 6-23 for bit descriptions.	
0x2F C030	External Master Mode Control Register (EMCR) See Table 6-12 for bit descriptions.	
0x2F C03C ¹	Pads Module Configuration Register (PDMCR) See Table 2-3 for bit descriptions.	
0x2F C040 — 0x2F C0FC	Reserved	
	Memory Controller Registers	
0x2F C100	Base Register 0 (BR0) See Table 10-7 for bit descriptions.	
0x2F C104	Option Register 0 (OR0) See Table 10-8 for bit descriptions.	
0x2F C108	Base Register 1 (BR1) See Table 10-7 for bit descriptions.	
0x2F C10C	Option Register 1 (OR1) See Table 10-8 for bit descriptions.	
0x2F C110	Base Register 2 (BR2) See Table 10-7 for bit descriptions.	
0x2F C114	Option Register 2 (OR2) See Table 10-8 for bit descriptions.	
0x2F C118	Base Register 3 (BR3) See Table 10-7 for bit descriptions.	
0x2F C11C	Option Register 3 (OR3) See Table 10-8 for bit descriptions.	
0x2F C120 —	Reserved	



System Integration Timers

See 6.13.4.3 Time Base Reference Registers for bit descriptions.

See 6.13.4.3 Time Base Reference Registers for bit descriptions.

See 6.13.4.6 Real-Time Clock Register (RTC) for bit descriptions.

See 6.13.4.7 Real-Time Clock Alarm Register (RTCAL) for bit de-

See Table 10-10 for bit descriptions.

See Table 10-6 for bit descriptions.

Time Base Status and Control (TBSCR)

Real-Time Clock Status and Control (RTCSC)

Real-Time Alarm Seconds (RTSEC) — Reserved

Clocks and Reset

See Table 6-16 for bit descriptions. Time Base Reference 0 (TBREF0)

Time Base Reference 1 (TBREF1)

See Table 6-17 for bit descriptions.

Real-Time Clock (RTC)

Real-Time Alarm (RTCAL)

PIT Status and Control (PISCR)

See Table 6-18 for bit descriptions.

See Table 6-19 for bit descriptions.

See Table 6-20 for bit descriptions.

System Clock Control Register (SCCR)

See Table 8-9 for bit descriptions.

Memory Status (MSTAT)

Reserved

Reserved

Reserved

scriptions.

Reserved

Reserved

PIT Count (PITC)

PIT Register (PITR)

Address

0x2F C140

0x2F C144

0x2F C174

0x2F C178¹

0x2F C17A —

0x2F C1FFC

0x2F C200

0x2F C204

0x2F C208

0x2F C20C -

0x2F C21C

0x2F C220

0x2F C224

0x2F C228

0x2F C22C

0x2F C230 —

0x2F C23C

0x2F C240

0x2F C244

0x2F C248

0x2F C27C

0x2F C280

0x2F C24C —

0x2F C148 -

Та	ble 5-1 USIU Address Map (Continued)	
	Register	
	Dual-Mapping Base Register (DMBR)	
	See Table 10-9 for bit descriptions.	
	Dual-Mapping Option Register (DMOR)	



MOTOROLA





Address	Register					
	System Integration Timer Keys					
0x2F C300	Time Base Status and Control Key (TBSCRK) See Table 8-8 for bit descriptions.					
0x2F C304	Time Base Reference 0 Key (TBREF0K) See Table 8-8 for bit descriptions.					
0x2F C308	Time Base Reference 1 Key (TBREF1K) See Table 8-8 for bit descriptions.					
0x2F C30C	Time Base and Decrementer Key (TBK) See Table 8-8 for bit descriptions.					
0x2F C310 — 0x2F C31C	Reserved					
0x2F C320	Real-Time Clock Status and Control Key (RTCSCK) See Table 8-8 for bit descriptions.					
0x2F C324	Real-Time Clock Key (RTCK) See Table 8-8 for bit descriptions.					
0x2F C328	Real-Time Alarm Seconds Key (RTSECK) See Table 8-8 for bit descriptions.					
0x2F C32C	Real-Time Alarm Key (RTCALK) See Table 8-8 for bit descriptions.					
0x2F C330 — 0x2F C33C	Reserved					
0x2F C340	PIT Status and Control Key (PISCRIK) See Table 8-8 for bit descriptions.					
0x2F C344	PIT Count Key (PITCK) See Table 8-8 for bit descriptions.					
0x2F C348 — 0x2F C37C	Reserved					
Clocks and Reset Keys						
0x2F C380	System Clock Control Key (SCCRK) See Table 8-8 for bit descriptions.					
0x2F C384	PLL Low-Power and Reset Control Register Key (PLPRCRK) See Table 8-8 for bit descriptions.					
0x2F C388	Reset Status Register Key (RSRK) See Table 8-8 for bit descriptions.					
0x2F C38C — 0x2F C3FC	Reserved					

NOTES:

1. 16-bit register.

5.4 USIU PowerPC Memory Map

Table 5-2 lists the USIU PowerPC special-purpose registers (SPR). These registers can be accessed with the PowerPC **mtspr** and **mfspr** instructions, or from an external master (refer to **6.2 External Master Modes** for details). All registers are 32 bits wide.





Internal Address[0:31]	Register	Decimal Address spr[5:9]:spr[0:4] ¹
0x2C00	Decrementer (DEC)	22
0x1880	Time Base — Read (TB)	268
0x1A80	Time Base Upper — Read (TBU)	269
0x3880	Time Base — Write (TB)	284
0x3A80	Time Base Upper — Write (TBU)	285
0x3B30	Internal Memory Mapping Register (IMMR)	638

NOTES:

Table 5-3 shows the PowerPC special address range. For an external master accessing a PowerPC SPR, address bits [0:17] and [28:31] are compared to zeros to confirm that an SPR access is valid.

Table 5-3 PowerPC Address Range

0:17	18:27	28:31
00	spr[0:9]	0000

^{1.} Bits [0:17] and [28:31] are all 0.