SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

- **Power-On Reset Generator**
- Automatic Reset Generation After Voltage Drop
- **Precision Voltage Sensor**
- **Temperature-Compensated Voltage** Reference
- **Programmable Delay Time by External** Capacitor
- Supply Voltage Range ... 2 V to 6 V
- Defined **RESET** Output from  $V_{DD} \ge 1 V$ •
- **Power-Down Control Support for Static** • **RAM With Battery Backup**
- Maximum Supply Current of 16 µA •
- **Power Saving Totem-Pole Outputs**
- Temperature Range ... –40°C to 125°C

#### description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when VDD reaches 1 V. After minimum  $V_{DD}$  ( $\geq$  2 V) is established, the circuit monitors SENSE voltage

and keeps the reset outputs active as long as SENSE voltage (VI(SENSE)) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t<sub>d</sub>, is determined by an external capacitor:

$$t_d = 2.1 \times 10^4 \times C_T$$

where

C<sub>T</sub> is in farads t<sub>d</sub> is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, t<sub>d</sub>, has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select ( $\overline{CS}$ ) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxQ is characterized for operation over a temperature range of -40°C to 125°C, and the TLC77xxI is characterized for operation over a temperature range of  $-40^{\circ}$ C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

			AVAILABLE	OPTIONS			
	THRESHOLD			PACKAGED DE	/ICES		СНІР
Τ <sub>Α</sub>	VOLTAGE (V)	SMALL OUTLINE (D) <sup>†</sup>	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	THIN SHRINK SMALL OUTLINE (PW) <sup>‡</sup>	FORM (Y)
	1.1	TLC7701ID	—	—	TLC7701IP	TLC7701IPW	
	2.25	TLC7725ID	—	—	TLC7725IP	TLC7725IPW	
-40°C to 85°C	2.63	TLC7703ID	—	—	TLC7703IP	TLC7703IPW	
	2.93	TLC7733ID	—	—	TLC7733IP	TLC7733IPW	
	4.55	TLC7705ID	—	—	TLC7705IP	TLC7705IPW	TLC7701Y
	1.1	TLC7701QD	—	—	TLC7701QP	TLC7701QPW	TLC7725Y TLC7703Y
	2.25	TLC7725QD	_	_	TLC7725QP	TLC7725QPW	TLC7733Y
-40°C to 125°C	2.63	TLC7703QD	_	_	TLC7703QP	TLC7703QPW	TLC7705Y
	2.93	TLC7733QD	—	—	TLC7733QP	TLC7733QPW	1
	4.55	TLC7705QD	_	_	TLC7705QP	TLC7705QPW	]
EE%C to 12E%C	2.93	_	TLC7733MFK	TLC7733MJG	—	_	]
–55°C to 125°C	4.55		TLC7705MFK	TLC7705MJG	_		


<sup>†</sup> The D package is available taped and reeled. Add the suffix R to the device type when ordering (e.g., TLC7705QDR).

<sup>‡</sup> The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC7705QPWLE).

	FL	JNCTION TABLE	-	
CONTROL	RESIN	VI(SENSE)>VIT+	RESET	RESET
L	L	False	Н	L
L	L	True	н	L
L	Н	False	н	L
L	Н	True	L§	Н§
н	L	False	н	L
н	L	True	н	L
н	Н	False	н	L
Н	Н	True	Н	Н§

§ RESET and RESET states shown are valid for t >  $t_d$ .

#### logic symbol¶




 $\P$  This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997


#### functional block diagram



<sup>†</sup> Outputs are totem-pole configuration. External pullup or pulldown resistors are not required. <sup>‡</sup> Nominal values:

		R1 (Typ)	R2 (Typ)
TL	.C7701	0	∞
TL	.C7725	600 kΩ	600 kΩ
TL	C7703	698 kΩ	502 kΩ
ΤL	.C7733	750 kΩ	450 kΩ
ΤL	.C7705	910 kΩ	290 kΩ

#### timing diagram






SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

#### TLC77xxY chip information

This chip, when properly assembled, displays characteristics similar to those of the TLC77xx. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Input voltage range, CONTROL, RESIN, SENSE (see Note 1)	–0.3 V to 7 V
Maximum low output current, I <sub>OL</sub>	10 mA
Maximum high output current, I <sub>OH</sub>	–10 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±10 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TL77xxl	40°C to 85°C
TL77xxQ	–40°C to 125°C
TL77xxM	–55°C to 125°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

	Γ	DISSIPATION RATING TA	BLE	
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	520 mW	200 mW
PW	525 mW	4.2 mW/°C	273 mW	105 mW

## recommended operating conditions at specified temperature range

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2	6	V
Input voltage, V <sub>I</sub>		0	V <sub>DD</sub>	V
High-level input voltage at RESIN and CONT	ROL <sup>‡</sup> , V <sub>IH</sub>	0.7×VD	)	V
Low-level input voltage at RESIN and CONTR	ROL‡, V <sub>IL</sub>		0.2×V <sub>DD</sub>	V
High-level output current, IOH			-2	mA
Low-level output current, IOL	V <sub>DD</sub> ≥ 2.7 V		2	mA
Input transition rise and fall rate at $\overline{\text{RESIN}}$ and	CONTROL, $\Delta t / \Delta V$		100	ns/V
Operating free-air temperature range, $T_{\Delta}$	TLC77xxl	-40	85	°C
Operating nee-an temperature range, TA	TLC77xxQ	-40	0 V <sub>DD</sub> V <sub>DD</sub> -2 2 100 0 85 0 125	
Operating free-air temperature range, TA	TLC77xxM	-55	125	°C

<sup>‡</sup> To ensure a low supply current, V<sub>IL</sub> should be kept <0.3 V and V<sub>IH</sub> > V<sub>DD</sub> –0.3 V.



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

# electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

					1	۲LC77xx		
	PARAMETER			TEST CONDITIONS	MIN	TYP†	MAX	UNIT
				V <sub>DD</sub> = 2 V	1.8			
		I <sub>OH</sub> = -20 μ	A	V <sub>DD</sub> = 2.7 V	2.5			V
Vон	High-level output voltage			V <sub>DD</sub> = 4.5 V	4.3			V
		$I_{OH} = -2 \text{ m/}$	4	V <sub>DD</sub> = 4.5 V	3.7			
				$V_{DD} = 2 V$			0.2	
Va	VOL Low-level output voltage	I <sub>OL</sub> = 20 μA		$V_{DD} = 2.7 V$			0.2	V
VOL				V <sub>DD</sub> = 4.5 V			0.2	v
	$I_{OL} = 2 \text{ mA}$		V <sub>DD</sub> = 4.5 V			0.5		
			TLC7701		1.04	1.1	1.16	
VIT- Negative-going input thre SENSE (see Note 3) Negative-going input thre SENSE (see Note 3)	Negative-going input thresh	nold voltage,	TLC7725		2.18	2.25	2.32	
	old voltage	TLC7703	$V_{DD} = 2 V \text{ to } 6 V$	2.56	2.63	2.70	V	
		iola voltage,	TLC7733		2.86	2.93	3	
	· · ·		TLC7705		4.47	4.55	4.63	
			TLC7701	$V_{DD} = 2 V \text{ to } 6 V$		30		mV
	Hysteresis voltage, SENSE		TLC7725					
V <sub>hys</sub>			TLC7703,			70		mV
-			TLC7733,	$V_{DD} = 2 V \text{ to } 6 V$		70		mv
V <sub>res</sub>	Power-up reset voltage‡			I <sub>OL</sub> = 20 μA			1	V
		RESIN		$V_{I} = 0 V \text{ to } V_{DD}$			2	
1.	lamost assume at	CONTROL		$V_{I} = V_{DD}$		7	15	
41	Input current	SENSE		V <sub>I</sub> = 5 V		5	10	μA
		SENSE, TLC	E, TLC7701 only V <sub>I</sub> = 5 V				2	
IDD	Supply current	-		$\label{eq:RESIN} \begin{array}{l} \overline{RESIN} = V_{DD},\\ \overline{SENSE} = V_{DD} \geq V_{IT}max + 0.2 \ V\\ \overline{CONTROL} = 0 \ V,  \mathrm{Outputs \ open} \end{array}$		9	16	μA
IDD(d)	Supply current during td			$\label{eq:VDD} \begin{array}{ll} V_{DD} = 5 \ V, & V_{CT} = 0 \ , \\ \hline RESIN = V_{DD}, & SENSE = V_{DD}, \\ \hline CONTROL = 0 \ V, & Outputs \ open \end{array}$		120	150	μA
CI	Input capacitance, SENSE			$V_I = 0 V \text{ to } V_{DD}$		50		pF

<sup>†</sup> Typical values apply at  $T_A = 25^{\circ}C$ .

<sup>1</sup> The lowest supply voltage at which RESET becomes active. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of V<sub>DD</sub>  $\ge$  15 µs/V.

NOTES: 2. All characteristics are measured with  $C_T = 0.1 \,\mu\text{F}$ .

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be connected near the supply terminals.



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

# electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

						Т	LC77xxN	N		
	PARAME	IER		TEST C	ONDITIONS	MIN	TYPT	MAX	UNIT	
				N== 0.1	T <sub>A</sub> = 25°C	1.8				
				$V_{DD} = 2 V,$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	1.7				
			•		T <sub>A</sub> = 25°C	2.5				
N/	High-level output	I <sub>OH</sub> = -20 μA		V <sub>DD</sub> = 2.7 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.3			V	
VOH	voltage			T <sub>A</sub> = 25°C	4.3			v		
				V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	4.2				
		la 0 m/	N		$T_A = 25^{\circ}C$	3.7				
		$I_{OH} = -2 \text{ m/}$	4	V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	3.6				
					T <sub>A</sub> = 25°C			0.2		
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2		
		1 00 ··· A			T <sub>A</sub> = 25°C			0.2		
Low-level output	I <sub>OL</sub> = 20 μA		V <sub>DD</sub> = 2.7 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2	V		
VOL	voltage	age			T <sub>A</sub> = 25°C			0.2	V	
				V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2		
	IOF :	I <sub>OL</sub> = 2 mA			T <sub>A</sub> = 25°C			0.5		
		OC = 2 WA		V <sub>DD</sub> = 4.5 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.5		
VIT−	Negative-going input the	reshold	TLC7733	$V_{DD} = 2 V \text{ to } 6 V$		2.86	2.93	3	V	
vII –	voltage, SENSE (see N	ote 3)	TLC7705	VDD = 2 V 10 0 V		4.3	4.5	4.8	v	
V <sub>hys</sub>	Hysteresis voltage, SEN	NSE		$V_{DD} = 2 V \text{ to } 6 V$	$V_{DD} = 2 V \text{ to } 6 V$		70		mV	
V <sub>res</sub>	Power-up reset voltage	‡		I <sub>OL</sub> = 20 μA				1	V	
		RESIN		$V_I = 0 V \text{ to } V_{DD}$				2		
1.	land a suma at	CONTROL		$V_I = V_{DD}$	$V_{I} = V_{DD}$		7	15		
11	Input current	SENSE		V <sub>I</sub> = 5 V			5	10	μA	
		SENSE, TLC	7701 only	V <sub>I</sub> = 5 V				2		
IDD	Supply current			$\label{eq:RESIN} \begin{array}{l} \overline{RESIN} = V_{DD}, \\ \overline{SENSE} = V_{DD} \geq V \\ \overline{CONTROL} = 0 \ V, \end{array}$			9	16	μA	
ואטסס	TLC7733		$\frac{V_{CT} = 0}{RESIN} = V_{DD},$ CONTROL = 0 V,	V <sub>DD</sub> = 3.3 V		120	150	μA		
IDD(d)	Supply current during t <sub>c</sub>	1	TLC7705	SENSE = V <sub>DD</sub> , Outputs open	V <sub>DD</sub> = 5 V			250	μΑ	
CI	Input capacitance, SEN	SE		$V_{I} = 0 V \text{ to } V_{DD}$			50		pF	

<sup>†</sup> Typical values apply at  $T_A = 25^{\circ}C$ .

<sup>‡</sup>The lowest supply voltage at which RESET becomes active. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of V<sub>DD</sub>  $\ge$  15 µs/V.

NOTES: 2. All characteristics are measured with  $C_T = 0.1 \, \mu F$ .

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminals.



SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997

# electrical characteristics over recommended operating conditions, T\_A = 25°C, C\_T = 0.1 $\mu$ F(unless otherwise noted)

	DADAMETER			TEAT CONDITIONS	TL	C77xx	(	
	PARAMETER	< Comparison of the second sec		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			TLC7701			1.1		
				1		2.25		
VIT-	Negative-going input threshold voltage, SENSE (see Note 3)		TLC7703	$V_{DD} = 2 V \text{ to } 6 V$		2.63		V
	SENSE (See Note 5)	Note 3)		1		2.93		
	TL		TLC7705	1		4.55		
			TLC7701	$V_{DD} = 2 V \text{ to } 6 V$		30		mV
	Hysteresis voltage, SENSE		TLC7725					
V <sub>hys</sub>			TLC7703,		70			
			TLC7733,	$V_{DD} = 2 V \text{ to } 6 V$			mV	
			TLC7705	1				
		CONTROL		$V_{I} = V_{DD}$		7		
ь.	lanut suma st	RESIN		$V_{I} = 0 V \text{ to } V_{DD}$				A
łį	Input current	SENSE				5		μA
		SENSE, TL	C7701 only	V <sub>I</sub> = 5 V		1		
IDD	Supply current			RESIN = V <sub>DD</sub> , SENSE = V <sub>DD</sub> > V <sub>IT+</sub> max + 0.2 V,		9		μA
				CONTROL = 0 V, Outputs open		9		μΑ
I <sub>DD(d)</sub>	Supply current during delay t	Supply current during delay time		$\label{eq:VDD} \begin{array}{ll} V_{DD} = 5 \ V, & V_{CT} = 0, \\ \hline RESIN = V_{DD}, & SENSE = V_{DD}, \\ \hline CONTROL = 0 \ V, & Outputs \ open \end{array}$		120		μΑ
CI	Input capacitance, SENSE			$V_{I} = 0 V \text{ to } V_{DD}$		50		pF

NOTE 3: To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be connected near the supply terminals.



SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997

#### switching characteristics at V<sub>DD</sub> = 5 V, R<sub>L</sub> = 2 k $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C

		MEASUR	ED		Т	LC77xx		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
<sup>t</sup> d	Delay time	VI(SENSE) <sup>≥</sup> VIT+	RESET and RESET	$\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= 0.7 \times \text{V}_{\text{DD}},\\ \text{CONTROL} &= 0.2 \times \text{V}_{\text{DD}},\\ \text{C}_{\text{T}} &= 100 \text{ nF},\\ \text{See timing diagram} \end{split}$	1.1	2.1	4.2	ms
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		RESET				20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	SENSE	RESET	$V_{IH} = V_{IT+max} + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V,$ $RESIN = 0.7 \times V_{DD},$				
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	SENSE	RESET	$CONTROL = 0.2 \times V_{DD},$ $CT = NC^{\dagger}$			5	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output						20	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	RESIN	RESET	V <sub>IH</sub> = 0.7 × V <sub>DD</sub> ,			20	μs
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		RESET	$V_{IL} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ SENSE = $V_{IT+}$ max + 0.2 V,			40	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	RESIN		$CONTROL = 0.2 \times V_{DD},$			45	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output						20	μs
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	CONTROL	RESET	$\begin{split} & V_{IH} = 0.7 \times V_{DD}, \\ & V_{IL} = 0.2 \times V_{DD}, \\ & SENSE = V_{IT+max} + 0.2 \ V, \end{split}$			38	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CONTROL	NEGET	$\frac{\text{OENOL}}{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}},$ CT = NC <sup>†</sup>			38	ns
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$	3			
	duration to switch RESET and RESET	RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$	1		μs	
t <sub>r</sub>	Rise time		RESET	10% to 90%	8			
t <sub>f</sub>	Fall time	1	and RESET	90% to 10%		4		ns/V

† NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

## switching characteristics at V\_DD = 5 V, R\_L = 2 k\Omega, C\_L = 50 pF

		MEASUR	ED			TL	.C77xxN	1				
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TA	MIN	ТҮР	МАХ	UNIT			
<sup>t</sup> d	Delay time	$V_{I}(SENSE) \ge V_{IT+}$	RESET and RESET	$\label{eq:RESIN} \begin{array}{l} \overline{\text{RESIN}} = 0.7 \times \text{V}_{DD}, \\ \text{CONTROL} = 0.2 \times \text{V}_{DD}, \\ \text{C}_{T} = 100 \text{ nF}, \\ \text{See timing diagram} \end{array}$	25°C	1.1	2.1	4.2	ms			
					25°C			20				
+	Propagation delay time, low-to-high-level	SENSE	RESET	$V_{IL} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$ RESIN = 0.7 × V <sub>DD</sub> ,	Full range			24	μs			
<sup>t</sup> PLH	output	SENSE		$CONTROL = 0.2 \times V_{DD},$	25°C			5				
			RESET	CT = NC <sup>†</sup>	Full range			7	μs			
					25°C			5				
•	Propagation delay time, high-to-low-level	SENSE	RESET	$V_{II} = V_{IT+max} + 0.2 V,$ $V_{II} = V_{IT-min} - 0.2 V,$ RESIN = 0.7 × V <sub>DD</sub> ,	Full range			7	μs			
<sup>t</sup> PHL	output	SENSE		CONTROL = $0.2 \times V_{DD}$ ,	25°C			20				
						RESET	CT = NC <sup>†</sup>	Full range			24	μs
					25°C			20				
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	RESIN	RESET	$V_{IL} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ $SENSE = V_{IT+}max + 0.2 V,$	Full range			24	μs			
PLH				CONTROL = $0.2 \times V_{DD}$ ,	25°C			45				
			RESET	CT = NC <sup>†</sup>	Full range			65	ns			
					25°C			40				
tou	Propagation delay time, high-to-low-level	RESIN	RESET	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ SENSE = $V_{IT+}$ max + 0.2 V,	Full range			60	ns			
<sup>t</sup> PHL	output	I CLOIN		CONTROL = $0.2 \times V_{DD}$ ,	25°C			20				
			RESET	CT = NC <sup>†</sup>	Full range			24	μs			
	Propagation delay			N 07 N	25°C			38				
<sup>t</sup> PLH	time, low-to-high-level output	CONTROL	RESET	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$ <u>SENSE</u> = V <sub>IT+</sub> max + 0.2 V,	Full range			58	ns			
	Propagation delay			$\overline{\text{RESIN}} = 0.7 \times V_{DD}$	25°C			38				
<sup>t</sup> PHL	time, high-to-low-level output			CT = NC <sup>†</sup>	Full range			58	ns			
	Low-level minimum	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$	Full	3			116			
	pulse duration	RESIN				1			μs			
t <sub>r</sub>	Rise time		RESET and	10% to 90%	Full		8		ns/V			
t <sub>f</sub>	Fall time		RESET	90% to 10%	range		4		113/ V			

† NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997

#### switching characteristics at V<sub>DD</sub> = 5 V, R<sub>L</sub> = 2 k $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C


		MEASUR	ED		TI	_C77xx\	<b>′</b>		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT	
<sup>t</sup> d	Delay time	VI(SENSE) ≥ VIT+	RESET and RESET	$\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= 0.7 \times \text{V}_{DD},\\ \text{CONTROL} &= 0.2 \times \text{V}_{DD},\\ \text{C}_{T} &= 100 \text{ nF},\\ \text{See timing diagram} \end{split}$		2.1		ms	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		RESET			20			
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CENCE	RESET	$V_{IL} = V_{IT+max} + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V,$ $\overline{RESIN} = 0.7 \times V_{DD},$		5			
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	SENSE	RESET	$CONTROL = 0.2 \times V_{DD},$ CONTROL = 0.2 × V_{DD}, CT = NC†		5		μs	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output					20			
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		RESET			20		μs	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output			$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$		40			
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	RESIN		SENSE = $V_{IT+max} + 0.2 V$ , CONTROL = $0.2 \times V_{DD}$ , SET CT = NC <sup>†</sup>		45		ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output					20		μs	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	CONTROL	RESET	$\begin{split} & V_{IH} = 0.7 \times V_{DD}, \\ & V_{IL} = 0.2 \times V_{DD}, \\ & SENSE = V_{IT+}max + 0.2 \ V, \end{split}$		38		ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CONTROL	RESET	$\frac{\text{SENSL}}{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}},$ CT = NC <sup>†</sup>		38		ns	
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$		3			
	duration to switch RESET and RESET	RESIN		$V_{IL} = 0.2 \times V_{DD},$ $V_{IH} = 0.7 \times V_{DD}$		1	μs		
t <sub>r</sub>	Rise time		RESET	10% to 90%		8			
t <sub>f</sub>	Fall time	1	and RESET	90% to 10%		4		ns/V	

† NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, RL = 2 k $\Omega$ . B. CL = 50 pF includes jig and probe capacitance.

#### Figure 1. RESET AND RESET Output Configurations





Figure 2. Input Pulse Definition Waveforms



SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997

#### **TYPICAL CHARACTERISTICS**





SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997






Figure 7




Figure 8



SLVS087I – DECEMBER 1994 – REVISED AUGUST 1997




Figure 9. Reset Controller in a Microcomputer System




Figure 10. Data Retention During Power Down Using Static CMOS RAMs




SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

**MECHANICAL DATA** 

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012




SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

#### MECHANICAL DATA

#### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

JG (R-GDIP-T8)

**MECHANICAL DATA** 

**CERAMIC DUAL-IN-LINE PACKAGE** 

0.400 (10,20) 0.355 (9,00) 0.280 (7,11) 0.245 (6,22) 1 4 0.065 (1,65) 0.045 (1,14) 0.310 (7,87) 0.020 (0,51) MIN 0.290 (7,37) 0.200 (5,08) MAX **Seating Plane** 0.130 (3,30) MIN 0.063 (1,60) 0°–15° 0.015 (0,38) 0.023 (0,58) 0.015 (0,38) 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040107/C 08/96

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

**MECHANICAL DATA** 

#### PLASTIC DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001




SLVS087I - DECEMBER 1994 - REVISED AUGUST 1997

**MECHANICAL DATA** 

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN

PW (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated